EurekAlert!

The proposed parity-preserving reversible 4 × 4 unsigned multiplier. Left: PPG module. Right MOA module (IMAGE)

The proposed parity-preserving reversible 4 × 4 unsigned multiplier. Left: PPG module. Right MOA module The proposed parity-preserving reversible 5 × 5 signed multiplier. Left: PPG module. Right MOA ...
Nature

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications

A technique for efficiently multiplying two signed numbers using limited area and high speed is presented in this paper. This work uses both the Booth and Vedic multiplication sutra methodologies to ...
Nature

Area efficient approximate multiplier based on novel 4:2 compressors and error correction logic

Multipliers are key components in arithmetic circuits, with their design having a significant impact on overall system performance. Approximate computing techniques seek to improve energy efficiency, ...
TechRepublic

32 Bit Parallel Multiplier Using VHDL

In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High ...