Abstract: In this paper, we present an implementation of clock synchronization on a Field Programmable Gate Array (FPGA) platform, with a focus on achieving ultra-low jitter of the order of 50 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback