Abstract: In this paper, a fast FDTD solver is developed to perform the layout extraction and analysis of integrated circuits. In this solver, the time step is not restricted by the small space step ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback